



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/684,102	10/09/2003	Chandan Mathur	1934-11-3	3022
7590 05/03/2007				
Bryan A. Santarelli				
GRAYBEAL JACKSON HALEY LLP				
Suite 350				
155 - 108th Avenue NE				
Bellevue, WA 98004-5901				
		EXAMINER		
		LAI, VINCENT		
		ART UNIT		PAPER NUMBER
		2181		
		MAIL DATE		DELIVERY MODE
		05/03/2007		PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/684,102	Applicant(s) MATHUR ET AL.	
	Examiner Vincent Lai	Art Unit 2181	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 December 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-29 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-29 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) ☐ Notice of References Cited (PTO-892) | 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) ☐ Notice of Informal Patent Application |
| 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>2-15-2007</u> . | 6) ☐ Other: _____ |

DETAILED ACTION

Information Disclosure Statement

1. The references listed in the Information Disclosure Statement submitted on 18 March 2005, 11 April 2005, 19 September 2005, and 15 February 2007 have been considered by the examiner (see attached PTO-1449).

Response to Amendment

2. The 35 USC 112 rejections are withdrawn after considering amendments.

Response to Arguments

3. Applicant's arguments filed 12 December 2006 have been fully considered but they are not persuasive.

Applicant argues that Ullner does not teach that a pipeline accelerator is operable to generate data without executing any program instructions. Specifically that the mode decoder is not a pipeline accelerator (See page 9 of the Remarks submitted 12 December 2006).

The mode decoder is included with an accelerator chip's program counter (See column 8, lines 18-23), meaning that the mode decoder is a part of the pipeline accelerator.

Art Unit: 2181

In addition, Applicant argues that Ullner and Snyder teach a mode decoder and a sequencer, respectively and that those two components execute instructions (See pages 9 and 11 of the remarks submitted 12 December 2006).

It is also noted that decoding is not the same as executing an instruction; one having ordinary skill in the art would recognize that decoding and executing is considered different operations in a pipeline.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 28 and 29 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Examiner could not find evidence of disclosure that the present application teaches "generating first pipeline data from the first host data without responding to any program instruction" or "generating first pipeline data from the first host data without receiving any program instruction." Examiner did, however, find evidence of "generating first pipeline data from the first host data without executing any program instruction"

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-2, 5-8, 16, 28, and 29 are rejected under 35 U.S.C. 102(b) as being anticipated by Ullner (US Pat. No. 6,112,288).

Regarding **independent claim 1**, Ullner discloses *a peer-vector machine, comprising: a host processor [see Ullner, Fig. 2, element 15] operable to execute a program instruction [see Ullner, Col. 2, lines 59-61 ("...executes server software...")], and, in response to the program instruction, operable to generate first host data [see Ullner, Col. 12, lines 52-53; Examiner's note: It is clear that the host processor disclosed by Ullner selects data from the local disk thus generating host data to be sent to the pipeline accelerator.]; and a pipeline accelerator [see Ullner, Fig. 1, element 19] coupled to the host processor [see Ullner, Col. 2, line 67; Col. 2, lines 1-2] and operable to receive the first host data [see Ullner, Col. 3, lines 28-33; Examiner's note: Ullner discloses data being sent to the controller, it would have been inherent that said data is then sent to the pipeline accelerator] and to generate first pipeline data from the first host data [see Ullner, Col. 3, lines 21-27; "...collect all remaining result data and return that data to the host."] without executing any program instruction [see Ullner, Col. 8,*

lines 19-23; Examiner's note: Decoding the instruction gives pipeline data regarding a mode. Decoding is done before execution and therefore returns data before execution].

Regarding **claim 2**, Ullner discloses *the peer-vector machine of claim 1 wherein the host processor is further operable to: receive second data; and generate the first host data from the second data* [see Ullner, Col. 2, lines 58-60; Examiner's note: Ullner discloses the use of a host computer/processor comprising a COTS computer. It would be inherent that a standard processor would at least be capable of processing instructions sequentially. Thus, upon executing software (Col. 2, lines 59-61), it would have been inherent that multiple instructions would have been executed, thus allowing a second data (instruction) to generate the host data.].

Regarding **claim 5**, Ullner discloses *the peer-vector machine of claim 1, further comprising: an interface memory coupled to the host processor and to the pipeline accelerator* [see Ullner, Fig. 3, element 27] *and having a first memory section* [see Ullner, Fig. 3, element 40b, "FIFO"]; *wherein the host processor is operable to, store the first host data in the first memory section* [see Ullner, Col. 3, lines 9-13; Examiner's note: The use of a FIFO by Ullner inherently implies that data is stored prior to being utilized by the accelerator.], *and provide the first host data from the first memory section to the pipeline accelerator* [Examiner's note: It would have been inherent that a FIFO buffer by definition of its architecture provides data to the pipeline accelerator.].

Regarding **claim 6**, Ullner discloses *the peer-vector machine of claim 1, further comprising: an interface memory coupled to the host processor and to the pipeline accelerator and having first [see Ullner, Fig. 3, element 40b] and second memory sections [see Ullner, Fig. 3, element 50]; wherein the host processor is operable to, store the first host data in the first memory section [see Ullner, Col. 3, lines 10-13; Examiner's note: The use of a FIFO by Ullner inherently implies that data is stored prior to being utilized by the accelerator.], provide the first host data from the first memory section to the pipeline accelerator [Examiner's note: It would have been inherent that a FIFO buffer (40b) by definition provides data to the pipeline accelerator.], receive the first pipeline data from the pipeline accelerator, store the first pipeline data in the second memory section [see Ullner, Col. 3, lines 6-8], retrieve the first pipeline data from the second memory section to the host processor [Examiner's note: It would have been inherent that a FIFO buffer (52) by definition provides data to the host processor.], and process the first pipeline data [see Ullner, Col. 3, lines 21-27].*

Regarding **claim 7**, Ullner discloses *the peer-vector machine of claim 1 wherein the host processor is operable to configure the pipeline accelerator [see Ullner, Col. 3, lines 59-63].*

Regarding **claim 8**, Ullner discloses *the peer-vector machine of claim 1 wherein the pipeline accelerator comprises a programmable-logic integrated circuit [see Ullner, Col. 1, lines 8-10].*

Regarding **independent claim 16**, Ullner discloses *a system, comprising: a device operable to generate raw data* [see Ullner, Col. 2, lines 53-56; Examiner's note: Ullner discloses a host computer receiving data from multiple clients (11), it is assumed that the data received from the client computers is considered raw data to be utilized by the host processor and subsequently the accelerator.]; *a host processor coupled to the device* [see Ullner, Fig. 2, element 15] *and operable to execute a program instruction* [see Ullner, Col. 2, lines 59-61; Examiner's note: Ullner discloses data prepared by element 15 to be stored in a COTS disk before being sent to an accelerator. It would have been inherent that this data was created by the host processor in response to raw data being sent to the host processor by the client computers (Fig. 1, elements 11)], *and, in response to the program instruction, operable to generate host data from the raw data* [see Ullner, Col. 12, lines 52-53; Examiner's note: It is clear that the host processor disclosed by Ullner selects data from the local disk thus generating host data to be sent to the pipeline accelerator.]; *and a pipeline accelerator coupled to the host processor* [see Ullner, Fig. 1, element 19] *and operable to receive the host data and to generate pipeline data from the host data* [see Ullner, Col. 3, lines 21-27] *without executing any program instruction* [see Ullner, Col. 8, lines 19-23; Examiner's note: Decoding the instruction gives pipeline data regarding a mode. Decoding is done before execution and therefore returns data before execution]; *and provide the pipeline data to a destination remote from the pipeline accelerator* [see Ullner, Col. 3, lines 21-27].

Regarding **independent claim 28**, Ullner discloses a *peer-vector machine*, comprising: a *host processor* [see Ullner, Fig. 2, element 15] *operable to execute a program instruction* [see Ullner, Col. 2, lines 59-61 ("...executes server software...")], and, in response to the program instruction, *operable to generate first host data* [see Ullner, Col. 12, lines 52-53; Examiner's note: It is clear that the host processor disclosed by Ullner selects data from the local disk thus generating host data to be sent to the pipeline accelerator.]; and a *pipeline accelerator* [see Ullner, Fig. 1, element 19] *coupled to the host processor* [see Ullner, Col. 2, line 67; Col. 2, lines 1-2] and *operable to receive the first host data* [see Ullner, Col. 3, lines 28-33; Examiner's note: Ullner discloses data being sent to the controller, it would have been inherent that said data is then sent to the pipeline accelerator] and *to generate first pipeline data from the first host data* [see Ullner, Col. 3, lines 21-27; "...collect all remaining result data and return that data to the host."] *without receiving any program instruction* [see Ullner, Col. 8, lines 19-23; Examiner's note: Decoding the instruction gives pipeline data regarding a mode. Decoding is done before execution and therefore returns data before execution. Decoding is done without the need of an instruction, as the pipeline is able to decode without instructions].

Regarding **independent claim 29**, Ullner discloses a *peer-vector machine*, comprising: a *host processor* [see Ullner, Fig. 2, element 15] *operable to execute a program instruction* [see Ullner, Col. 2, lines 59-61 (“...executes server software...”)], and, in response to the program instruction, *operable to generate first host data* [see Ullner, Col. 12, lines 52-53; Examiner's note: It is clear that the host processor disclosed by Ullner selects data from the local disk thus generating host data to be sent to the pipeline accelerator.]; and a *pipeline accelerator* [see Ullner, Fig. 1, element 19] *coupled to the host processor* [see Ullner, Col. 2, line 67; Col. 2, lines 1-2] and *operable to receive the first host data* [see Ullner, Col. 3, lines 28-33; Examiner's note: Ullner discloses data being sent to the controller, it would have been inherent that said data is then sent to the pipeline accelerator] *and to generate first pipeline data from the first host data* [see Ullner, Col. 3, lines 21-27; “...collect all remaining result data and return that data to the host.”] *without receiving any program instruction* [see Ullner, Col. 8, lines 19-23; Examiner's note: Decoding the instruction gives pipeline data regarding a mode. Decoding is done before execution and therefore returns data before execution. Decoding is done after an instruction is received and thus generation of data is done without receiving an instruction].

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the

applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-4, 9-12, 18, 20-21, 23, 25, 26, 28, and 29 are rejected under 35 U.S.C. 102(e) as being anticipated by Snyder (US Pat. App. Pub. 2002/0087829).

Regarding **independent claim 1**, Snyder discloses *a peer-vector machine, comprising: a host processor operable to execute a program instruction* [see Snyder, Fig. 1, element 104; Para. 15, lines 6-7; Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core would have the capabilities to execute a program stored in memory (such as memory 108 in Fig. 1 of Snyder)], *and, in response to the program instruction, operable to generate first host data* [Examiner's note: Snyder discloses a digital signal processor that would have been inherently able to generate data based on the execution of an instruction.]; *and a pipeline accelerator* [see Snyder, Fig. 2] *coupled to the host processor* [see Snyder, Fig. 1, element 114; Examiner's note: Element 114 refers to a bus utilized to connect the SFU (accelerator) to the DSP Core (host processor).] *and operable to receive the first host data and to generate first pipeline data from the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT, LMS, or similar filter (Para. 0019)), thus generating a processed pipeline data from the host data.] *without executing a program instruction* [see Snyder, Para. 0022; Examiner's

note: The sequencer is able to decode information giving the execution unit more data to use].

Regarding **claim 2**, Snyder discloses *the peer-vector machine of claim 1 wherein the host processor is further operable to: receive second data; and generate the first host data from the second data* [see Snyder, Para. 0002, lines 1-5; Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core is capable and utilized to execute a stream of instructions rather than only one instruction.].

Regarding **claim 3**, Snyder discloses *the peer-vector machine of claim 1 wherein the host processor is further operable to: receive the first pipeline data from the pipeline accelerator; and process the first pipeline data* [see Snyder, Para. 0019; Examiner's note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **claim 4**, Snyder discloses *the peer-vector machine of claim 1 wherein the host processor is further operable to: receive the first pipeline data from the pipeline*

accelerator; and generate the first host data from the first pipeline data [see Snyder, Para. 0019; Examiner's note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **independent claim 9**, Snyder discloses *a peer-vector machine, comprising: a pipeline accelerator* [see Snyder, Fig. 2] *operable to generate first pipeline data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT or LMS filter or the like (Para. 0019)), thus generating a processed pipeline data from the host data.] *without executing any program instruction* [see Snyder, Para. 0022; Examiner's note: The sequencer is able to decode information giving the execution unit more data to use]; *and a host processor coupled to the pipeline accelerator and operable to execute a program instruction* [see Snyder, Fig. 1, element 104; Para. 15, lines 6-7; Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core would have the capabilities to execute a program stored in memory (such as memory 108 in Fig. 1 of Snyder)] *and, in response to the program instruction, operable to receive the first pipeline data and to generate first host data from the first pipeline data* [see Snyder, Para. 0019; Examiner's

Art Unit: 2181

note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **claim 10**, Snyder discloses *the peer-vector machine of claim 9 wherein the pipeline accelerator is further operable to: receive second data; and generate the first pipeline data from the second data* [see Snyder, Para. 0002, lines 1-5;

Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core is capable and utilized to execute a stream of instructions rather than only one instruction. Furthermore, given the scope of the invention, it would have been inherent that the purpose of the invention was to utilize the SFU units to perform complex operations (such as a FFT or LMS), said operations very well likely to be juxtaposed. Thus, it would have been inherent that a second data stream would have been supplied by the DSP core to the SFU(s).].

Regarding **claim 11**, Snyder discloses *the peer-vector machine of claim 9 wherein the pipeline accelerator is further operable to: receive the first host data from the host processor; and process the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from

Art Unit: 2181

the DSP core and processes it accordingly (i.e., with an FFT or LMS filter (Para. 0019)), thus generating a processed pipeline data from the host data. Although not explicitly stated, it would have been inherent that data from the DSP core would have been used as the input to the SFU(s) for data processing by said SFU(s).]

Regarding **claim 12**, Snyder discloses *the peer-vector machine of claim 9 wherein the pipeline accelerator is further operable to: receive the first host data from the host processor; and generate the first pipeline data from the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT or LMS filter or the like (Para. 0019)), thus generating a processed pipeline data from the host data.].

Regarding **independent claim 18**, Snyder discloses *a method, comprising: generating first host data by executing a program instruction with a host processor; and generating first pipeline data from the first host data with a pipeline accelerator* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT or LMS filter or the like (Para. 0019)), thus generating a processed pipeline data from the host data.] *without executing any program instruction* [see Snyder, Para. 0022; Examiner's note: The sequencer is able to decode information giving the execution unit more data to use].

Regarding **claim 20**, Snyder discloses *the method of claim 18 wherein generating the first host data comprises generating the first host data from the first pipeline data* [see Snyder, Para. 0019; Examiner's note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **claim 21**, Snyder discloses *the method of claim 18, further comprising generating second host data from the first pipeline data by executing a program instruction with the host processor* [see Snyder, Para. 0019; Examiner's note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **independent claim 23**, Snyder discloses *a method, comprising: generating first pipeline data with a pipeline accelerator without executing a program*

Art Unit: 2181

instruction [see Snyder, Para. 0022; Examiner's note: The sequencer is able to decode information giving the execution unit more data to use]; *and generating first host data from the first pipeline data by executing any program instruction with a host processor* [see Snyder, Para. 0019; Examiner's note: In this paragraph Snyder discloses some of the functions the accelerator can perform. Given the use of a DSP core and the functions performed by the accelerator, it would have been inherent to one of ordinary skill in the art at the time of invention that data processed by the accelerator (such as an FFT operation) would have been processed due to the need for the results by the DSP core for an application such as cascaded filters.].

Regarding **claim 25**, Snyder discloses *the method of claim 23 wherein generating the first pipeline data comprises generating the first pipeline data from the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT of LMS filter (Para. 0019)), thus generating a processed pipeline data from the host data.].

Regarding **claim 26**, Snyder discloses *the method of claim 23, further comprising generating second pipeline data from the first host data with the pipeline accelerator* [see Snyder, Para. 0018, lines 2-5; Examiner's note: it would have been inherent that a second pipeline data could have been created from a first host data in an instance of a loop in a program.].

Regarding **independent claim 28**, Snyder discloses *a peer-vector machine, comprising: a host processor operable to execute a program instruction* [see Snyder, Fig. 1, element 104; Para. 15, lines 6-7; Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core would have the capabilities to execute a program stored in memory (such as memory 108 in Fig. 1 of Snyder)], *and, in response to the program instruction, operable to generate first host data* [Examiner's note: Snyder discloses a digital signal processor that would have been inherently able to generate data based on the execution of an instruction.]; *and a pipeline accelerator* [see Snyder, Fig. 2] *coupled to the host processor* [see Snyder, Fig. 1, element 114; Examiner's note: Element 114 refers to a bus utilized to connect the SFU (accelerator) to the DSP Core (host processor).] *and operable to receive the first host data and to generate first pipeline data from the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT, LMS, or similar filter (Para. 0019)), thus generating a processed pipeline data from the host data.] *without responding to a program instruction* [see Snyder, Para. 0022; Examiner's note: The sequencer is able to decode information giving the execution unit more data to use. Decoding is done without the need of an instruction, as the pipeline is able to decode without instructions].

Regarding **independent claim 29**, Snyder discloses *a peer-vector machine, comprising: a host processor operable to execute a program instruction* [see Snyder, Fig. 1, element 104; Para. 15, lines 6-7; Examiner's note: It would have been inherent to one of ordinary skill in the art at the time of invention that a DSP core would have the capabilities to execute a program stored in memory (such as memory 108 in Fig. 1 of Snyder)], *and, in response to the program instruction, operable to generate first host data* [Examiner's note: Snyder discloses a digital signal processor that would have been inherently able to generate data based on the execution of an instruction.]; *and a pipeline accelerator* [see Snyder, Fig. 2] *coupled to the host processor* [see Snyder, Fig. 1, element 114; Examiner's note: Element 114 refers to a bus utilized to connect the SFU (accelerator) to the DSP Core (host processor).] *and operable to receive the first host data and to generate first pipeline data from the first host data* [see Snyder, Para. 0018, lines 2-5; Examiner's note: the SFU disclosed by Snyder receives the data to be processed from the DSP core and processes it accordingly (i.e., with an FFT, LMS, or similar filter (Para. 0019)), thus generating a processed pipeline data from the host data.] *without receiving a program instruction* [see Snyder, Para. 0022; Examiner's note: The sequencer is able to decode information giving the execution unit more data to use. Decoding is done after an instruction is received and thus generation of data is done without receiving an instruction].

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 13-15, 17, 19, 22, 24 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Snyder in view of Ullner.

Regarding **claim 13**, Snyder discloses the limitations as stated in **independent claim 9**. Snyder does not disclose *an interface memory coupled to the pipeline accelerator and to the host processor and having a first memory section; and wherein the host processor is operable to, store the first pipeline data from the pipeline accelerator in the first memory section, and retrieve the first pipeline data from the first memory section.*

Ullner does disclose *an interface memory coupled to the pipeline accelerator and to the host processor and having a first memory section [see Ullner, Fig. 3, element 50]; and wherein the host processor is operable to, store the first pipeline data from the pipeline accelerator in the first memory section [see Ullner, Col. 3, lines 6-8], and retrieve the first pipeline data from the first memory section [Examiner's note: It would have been obvious that a FIFO buffer (52) by definition provides data to the host processor.]*

The advantage of utilizing a FIFO buffer to store incoming data to the pipeline accelerator would have been to allow the accelerator to finish processing results if the accelerator is busy before loading new data and commands into the accelerator. It can be seen in Fig. 3 of Ullner that FIFO 40b is connected to input to the accelerator(s), and due to the nature of a FIFO buffer, it would be obvious that the FIFO is operating in the above manner. Buffering input data to allow for processing completion would have been a well known practice in the art at the time of invention, therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a buffering scheme, as proposed by Ullner, to store data that is unable to immediately be processed by the accelerator.

Regarding **claim 14**, Snyder discloses the limitations as stated in **independent claim 9**.

Snyder does not disclose *an interface memory coupled to the pipeline accelerator and to the host processor and having first and second memory sections; wherein the host processor is operable to, store the first pipeline data from the pipeline accelerator in the first memory section, retrieve the first pipeline data from the first section, store the first host data in the second memory section, and provide the first host data from the second memory section to the pipeline accelerator; and wherein the pipeline accelerator is operable to process the first host data received from the second memory section.*

Ullner does disclose *an interface memory coupled to the pipeline accelerator and to the host processor and having first [see Ullner, Fig. 3, element 50] and second memory sections [see Ullner, Fig. 3, element 40b]; wherein the host processor is operable to, store the first pipeline data from the pipeline accelerator in the first memory section [see Ullner, Col. 3, lines 6-8], retrieve the first pipeline data from the first section, store the first host data in the second memory section [see Ullner, Col. 3, lines 10-13], and provide the first host data from the second memory section to the pipeline accelerator [Examiner's note: It would have been obvious that a FIFO buffer (40b) by definition provides data to the pipeline accelerator.]; and wherein the pipeline accelerator is operable to process the first host data received from the second memory section [see Ullner, Col. 3, lines 21-27].*

The advantage of utilizing a FIFO buffer to store incoming data to the pipeline accelerator would have been to allow the accelerator to finish processing results if the accelerator is busy before loading new data and commands into the accelerator. The use of the output FIFO would have been in similar spirit, however, would have functioned to allow for the host processor to finish processing pipeline data before loading more processed data. It can be seen in Fig. 3 of Ullner that FIFO(s) 40b (52) are connected to the input/outputs of the accelerator(s), and due to the nature of a FIFO buffer, it would be obvious that the FIFO is operating in the above manner. Buffering input and output data to allow for processing completion would have been a well known practice in the art at the time of invention, therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a buffering scheme, as

Art Unit: 2181

proposed by Ullner, to store data that is unable to immediately be processed by the accelerator or the host processor.

Regarding **claim 15**, Snyder discloses the limitations as stated in **independent claim 9**.

Snyder does not disclose *the host processor [being] operable to configure the pipeline accelerator*.

Ullner does disclose *the host processor [being] operable to configure the pipeline accelerator* [see Ullner, Col. 3, lines 59-63].

Snyder discloses the use of programmable devices within the scope of the invention disclosed (see Snyder, Para. 0005). However, Snyder does not disclose a method of programming the SFU(s). The advantage of using a programming scheme disclosed by Ullner would have been to allow a user to reconfigure the processing method of an accelerator based on any given application requested to be performed by the processor. Since Snyder discloses the use of a programmable device, it would have been obvious at the time of invention to allow the devices to be reprogrammed by an external program, such as the scheme proposed by Ullner.

Regarding **independent claim 17**, Snyder discloses *a system, comprising: a pipeline accelerator coupled to the device and operable to generate pipeline data; and a host processor coupled to the pipeline accelerator and operable to execute a program*

Art Unit: 2181

instruction and, in response to the program instruction, operable to receive the pipeline data and to generate host data from the pipeline data.

Snyder does not disclose *a device operable to generate raw data; and generating pipeline data from the raw data without executing a program instruction.*

Ullner does disclose *a device operable to generate raw data; and generating pipeline data from the raw data* [see Ullner, Col. 2, lines 53-56; Examiner's note: Ullner discloses client computers sending data to a host processor which executes software to interpret and distribute data. The data sent from the client computers is considered to be raw data since it requires an intermediate processor to interpret it] *without executing any program instruction* [see Ullner, Col. 8, lines 19-23; Examiner's note: Decoding the instruction gives pipeline data regarding a mode. Decoding is done before execution and therefore returns data before execution].

The advantage of being able to process raw data would have been to allow for multiple clients to be able to submit processing orders to the accelerators as illustrated by Ullner with the use of multiple clients. By sending raw data, a variety of different clients could send data to the accelerator with the accelerator configured to process a standard format of data (a raw format). Furthermore, Snyder also does provide a means for accepting external communication data (Para. 0038, lines 8-11), which could possibly be utilized for the acceptance of raw data. This advantage would have motivated one of ordinary skill in the art at the time of invention to allow for the transmission of raw data via a bus (such as bus 428 in Fig. 3 of Snyder). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to

Art Unit: 2181

combine the raw data methods taught by Ullner within the architecture disclosed by Snyder in Fig. 3.

Regarding **claim 19**, Snyder discloses the limitations as stated in **independent claim 18**.

Snyder does not disclose *receiving raw data; wherein generating the first host data comprises generating the first host data from the raw data*.

Ullner does disclose *receiving raw data; wherein generating the first host data comprises generating the first host data from the raw data* [see Ullner, Col. 2, lines 53-56; Examiner's note: Ullner discloses client computers sending data to a host processor which executes software to interpret and distribute data. The data sent from the client computers is considered to be raw data since it requires an intermediate processor to interpret it and send it to the accelerator for processing.].

The advantage of being able to process raw data would have been to allow for multiple clients to be able to submit processing orders to the accelerators as illustrated by Ullner with the use of multiple clients. By sending raw data, a variety of different clients could send data to the accelerator with the accelerator configured to process a standard format of data (a raw format). Furthermore, Snyder also does provide a means for accepting external communication data (Para. 0038, lines 8-11), which could possibly be utilized for the acceptance of raw data. This advantage would have motivated one of ordinary skill in the art at the time of invention to allow for the transmission of raw data via a bus (such as bus 428 in Fig. 3 of Snyder). Therefore, it

Art Unit: 2181

would have been obvious to one of ordinary skill in the art at the time of invention to combine the raw data methods taught by Ullner within the architecture disclosed by Snyder in Fig. 3.

Regarding **claim 22**, Snyder discloses the limitations as stated in **independent claim 18**.

Snyder does not explicitly disclose *configuring the pipeline accelerator by executing the program with the host processor*.

Ullner does disclose *configuring the pipeline accelerator by executing the program with the host processor* [see Ullner, Col. 3, lines 59-63].

Snyder discloses the use of programmable devices within the scope of the invention disclosed (see Snyder, Para. 0005). However, Snyder does not disclose a method of programming the SFU(s). The advantage of using a programming scheme disclosed by Ullner would have been to allow a user to reconfigure the processing method of an accelerator based on any given application requested to be performed by the processor. Since Snyder discloses the use of a programmable device, it would have been obvious at the time of invention to allow the devices to be reprogrammed by an external program, such as the scheme proposed by Ullner.

Regarding **claim 24**, Snyder discloses the limitations as stated in **independent claim 23**.

Snyder does not disclose *receiving raw data; wherein generating the first pipeline data comprises generating the first pipeline data from the raw data.*

Ullner does disclose *receiving raw data; wherein generating the first pipeline data comprises generating the first pipeline data from the raw data* [see Ullner, Col. 2, lines 53-56; Examiner's note: Ullner discloses client computers sending data to a host processor which executes software to interpret and distribute data. The data sent from the client computers is considered to be raw data since it requires an intermediate processor to interpret it and send it to the accelerator for processing.].

The advantage of being able to process raw data would have been to allow for multiple clients to be able to submit processing orders to the accelerators as illustrated by Ullner with the use of multiple clients. By sending raw data, a variety of different clients could send data to the accelerator with the accelerator configured to process a standard format of data (a raw format). Furthermore, Snyder also does provide a means for accepting external communication data (Para. 0038, lines 8-11), which could possibly be utilized for the acceptance of raw data. This advantage would have motivated one of ordinary skill in the art at the time of invention to allow for the transmission of raw data via a bus (such as bus 428 in Fig. 3 of Snyder). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to combine the raw data methods taught by Ullner within the architecture disclosed by Snyder in Fig. 3.

Regarding **claim 27**, Snyder discloses the limitations as stated in **independent claim 23**.

Snyder does not disclose *configuring the pipeline accelerator by executing a program instruction with the host processor*.

Ullner does disclose *configuring the pipeline accelerator by executing a program instruction with the host processor* [see Ullner, Col. 3, lines 59-63].

Snyder discloses the use of programmable devices within the scope of the invention disclosed (see Snyder, Para. 0005). However, Snyder does not disclose a method of programming the SFU(s). The advantage of using a programming scheme disclosed by Ullner would have been to allow a user to reconfigure the processing method of an accelerator based on any given application requested to be performed by the processor. Since Snyder discloses the use of a programmable device, it would have been obvious at the time of invention to allow the devices to be reprogrammed by an external program, such as the scheme proposed by Ullner.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Vincent Lai
Examiner
Art Unit 2181

vl
April 23, 2007

TONIA L. MEONSKA

APRIL 27, 2007

Mia L. Meonske